Study of Various Types of Logarithm Multiplier
Keywords:
Logarithm multiplier, Antilogarithm converter, Logarithm converter, Improved operand decompositionAbstract
The application of digital signal processing (DSP) and image processing, arithmetic operations are essential components. Particularly, digital filters needed to be designed with an efficient multiplier. Nowadays, there are lots of handheld portable battery-operated devices require the hardware efficient and error free computer arithmetic operations. As we aware that multiplier is hardware thirsty and make response slow of any hardware architecture. A lot of research efforts have been directed to design hardware and performance efficient multiplier. The real world is full of applications of Logarithm Number System (LNS) based multiplier which motivates the researchers to design it an efficient LNS. This article shows the importance of the Logarithm numbers and its importance for hardware implementation for multipliers. In this article authors demonstrate various types of logarithm multiplier. This paper try to summarized various types of logarithm multiplier at one platform.
References
S. Z. M. Naziri, R. C. Ismail, and A. Y. M. Shakaff, “The design revolution of logarithmic number system architecture,” in 2014 2nd International Conference on Electrical, Electronics and System Engineering (ICEESE), Dec 2014, pp. 5–10. [Online]. Available: https://doi.org/10.1109/ICEESE.2014.7154603
A. Klinefelter, J. Ryan, J. Tschanz, and B. H. Calhoun, “Error energy analysis of hardware logarithmic approximation methods for low power applications,” in 2015 IEEE International Symposium on Circuits and Systems (ISCAS), May 2015, pp. 2361–2364. [Online]. Available: https://doi.org/10.1109/ISCAS.2015.7169158
I. Kouretas, C. Basetas, and V. Paliouras, “Low-power logarithmic number system addition/subtraction and their impact on digital filters,” IEEE Transactions on Computers, vol. 62, no. 11, pp. 2196–2209, Nov 2013. [Online]. Available: https://doi.org/10.1109/TC.2012.111
Z. Abid, D. A. El-Dib, and R. Mudassir, “Modified operand decomposition multiplication for high performance parallel multipliers,” Journal of Circuits, Systems and Computers, vol. 25, no. 12, p. 1650149, 2016. [Online]. Available: https://doi.org/10.1142/S0218126616501498
J. N. Mitchell, “Computer multiplication and division using binary logarithms,” IRE Transactions on Electronic Computers, vol. EC-11, no. 4, pp. 512–517, Aug 1962. [Online]. Available: https://doi.org/10.1109/TEC.1962.5219391
D. K. Kostopoulos, “An algorithm for the computation of binary logarithms,” IEEE Transactions on Computers, vol. 40, no. 11, pp. 1267–1270, Nov 1991. [Online]. Available: https://doi.org/10.1109/12.102831
H. Fu, O. Mencer, and W. Luk, “Fpga designs with optimized logarithmic arithmetic,” IEEE Transactions on Computers, vol. 59, no. 7, pp. 1000–1006, July 2010. [Online]. Available: https://doi.org/10.1109/TC.2010.51
J. Detrey and F. de Dinechin, “A vhdl library of lns operators,” in The Thrity-Seventh Asilomar Conference on Signals, Systems Computers, 2003, vol. 2, Nov 2003, pp. 2227–2231 Vol.2. [Online]. Available: https://doi.org/10.1109/ACSSC.2003.1292376
M. G. Arnold and S. Collange, “A real/complex logarithmic number system alu,” IEEE Transactions on Computers, vol. 60, no. 2, pp. 202–213, Feb 2011. [Online]. Available: https://doi.org/10.1109/TC.2010.154
F. J. Taylor, R. Gill, J. Joseph, and J. Radke, “A 20 bit logarithmic number system processor,” IEEE Transactions on Computers, vol. 37, no. 2, pp. 190–200, Feb 1988. [Online]. Available: https://doi.org/10.1109/12.2148
D. M. Lewis, “Interleaved memory function interpolators with application to an accurate lns arithmetic unit,” IEEE Transactions on Computers, vol. 43, no. 8, pp. 974–982, Aug 1994. [Online]. Available: https://doi.org/10.1109/12.295859
D. Das Sarma and D. W. Matula, “Faithful bipartite rom reciprocal tables,” in Proceedings of the 12th Symposium on Computer Arithmetic, July 1995, pp. 17–28. [Online]. Available: https://doi.org/10.1109/ARITH.1995.465381
H. Hassler and N. Takagi, “Function evaluation by table look-up and addition,” in Proceedings of the 12th Symposium on Computer Arithmetic, July 1995, pp. 10–16. [Online]. Available: https://doi.org/10.1109/ARITH.1995.465382
M. J. Schulte and J. E. Stine, “Symmetric bipartite tables for accurate function approximation,” in Proceedings 13th IEEE Sympsoium on Computer Arithmetic, July 1997, pp. 175–183. [Online]. Available: https://doi.org/10.1109/ARITH.1997.614893
F. de Dinechin and A. Tisserand, “Multipartite table methods,” IEEE Transactions on Computers, vol. 54, no. 3, pp. 319–330, March 2005. [Online]. Available: https://doi.org/10.1109/TC.2005.54
V. Mahalingam and N. Ranganathan, “Improving accuracy in mitchell’s logarithmic multiplication using operand decomposition,” IEEE Transactions on Computers, vol. 55, no. 12, pp. 1523–1535, Dec 2006. [Online]. Available: https://doi.org/10.1109/TC.2006.198
K. H. Abed and R. E. Siferd, “Cmos vlsi implementation of a low-power logarithmic converter,” IEEE Trans. Comput., vol. 52, no. 11, pp. 1421–1433, Nov. 2003. [Online]. Available: https://doi.org/10.1109/TC.2003.1244940
K. H. Abed and R. E. Siferd, “Cmos vlsi implementation of a low-power logarithmic converter,” IEEE Transactions on Computers, vol. 52, no. 11, pp. 1421–1433, Nov 2003. [Online]. Available: https://doi.org/10.1109/TC.2003.1244940
K. H. Abed and R. E. Siferd, “Vlsi implementation of a low-power antilogarithmic converter,” IEEE Transactions on Computers, vol. 52, no. 9, pp. 1221–1228, Sep. 2003. [Online]. Available: https://doi.org/10.1109/TC.2003.1228517
K. H. Abed and R. E. Siferd, “Vlsi implementations of low-power leading-one detector circuits,” in Proceedings of the IEEE SoutheastCon 2006, March 2006, pp. 279–284. [Online]. Available: https://doi.org/10.1109/second.2006.1629364
J. Y. L. Low and C. C. Jong, “Unified mitchell-based approximation for efficient logarithmic conversion circuit,” IEEE Transactions on Computers, vol. 64, no. 6, pp. 1783–1797, June 2015. [Online]. Available: https://doi.org/10.1109/TC.2014.2329683
T. Juang, S. Chen, and H. Cheng, “A lower error and rom-free logarithmic converter for digital signal processing applications,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 56, no. 12, pp. 931–935, Dec 2009. [Online]. Available: https://doi.org/10.1109/TCSII.2009.2035270
T. Juang, P. K. Meher, and K. Jan, “High performance logarithmic converters using novel two-region bit-level manipulation schemes,” in Proceedings of 2011 International Symposium on VLSI Design, Automation and Test, April 2011, pp. 1–4. [Online]. Available: https://doi.org/10.1109/VDAT.2011.5783555
C. Liu, S. Ou, K. Chang, T. Lin, and S. Chen, “A low-error, cost-efficient design procedure for evaluating logarithms to be used in a logarithmic arithmetic processor,” IEEE Transactions on Computers, vol. 65, no. 4, pp. 1158–1164, April 2016. [Online]. Available: https://doi.org/10.1109/TC.2015.2441696
S. L. SanGregory, C. Brothers, D. Gallagher, and R. Siferd, “A fast, low-power logarithm approximation with cmos vlsi implementation,” in 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356), vol. 1, Aug 1999, pp. 388–391 vol. 1. [Online]. Available: https://doi.org/10.1109/MWSCAS.1999.867287
S. Paul, N. Jayakumar, and S. P. Khatri, “A fast hardware approach for approximate, efficient logarithm and antilogarithm computations,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 2, pp. 269–277, Feb 2009. [Online]. Available: https://doi.org/10.1109/TVLSI.2008.2003481
C. Kuo and T. Juang, “A lower error antilogarithmic converter using novel four-region piecewise-linear approximation,” in 2012 IEEE Asia Pacific Conference on Circuits and Systems, Dec 2012, pp. 507–510. [Online]. Available: https://doi.org/10.1109/APCCAS.2012.6419083
T.-B. Juang, H.-L. Kuo, and K.-S. Jan, “Lower-error and area-efficient antilogarithmic converters with bit-correction schemes,” Journal of the Chinese Institute of Engineers, vol. 39, no. 1, pp. 57–63, 2016. [Online]. Available: https://doi.org/10.1080/02533839.2015.1070692
D. Nandan, J. Kanungo, and A. Mahajan, “An efficient vlsi architecture design for antilogarithmic converter by using the error correction scheme,” in International Conference on Signal Processing (ICSP 2016), Nov 2016, pp. 1–5. [Online]. Available: https://doi.org/10.1049/cp.2016.1445
C.-T. Kuo and T.-B. Juang, “Area-efficient and highly accurate antilogarithmic converters with multiple regions of constant compensation schemes,” Microsystem Technologies, vol. 24, no. 1, pp. 219–225, Jan 2018. [Online]. Available: https://doi.org/10.1007/s00542-016-3238-z
E. L. Hall, D. D. Lynch, and S. J. Dwyer, “Generation of products and quotients using approximate binary logarithms for digital filtering applications,” IEEE Trans. Comput., vol. 19, no. 2, pp. 97–105, Feb. 1970. [Online]. Available: http://dx.doi.org/10.1109/T-C.1970.222874
D. J. Mclaren, “Improved mitchell-based logarithmic multiplier for low-power dsp applications,” in IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings., Sep. 2003, pp. 53–56. [Online]. Available: https://doi.org/10.1109/SOC.2003.1241461
D. Nandan, J. Kanungo, and A. Mahajan, “An efficient vlsi architecture design for logarithmic multiplication by using the improved operand decomposition,” Integration, vol. 58, pp. 134–141, 2017. [Online]. Available: https://doi.org/10.1016/j.vlsi.2017.02.003
Durgesh Nandan and Kanungo, Jitendra and Mahajan, Anurag, “An error-efficient gaussian filter for image processing by using the expanded operand decomposition logarithm multiplication,” Journal of Ambient Intelligence and Humanized Computing, Jul 2018. [Online]. Available: https://doi.org/10.1007/s12652-018-0933-x
D. Nandan, J. Kanungo, and A. Mahajan, “An efficient vlsi architecture for iterative logarithmic multiplier,” in 2017 4th International Conference on Signal Processing and Integrated Networks (SPIN), Feb 2017, pp. 419–423. [Online]. Available: https://doi.org/10.1109/SPIN.2017.8049986
D. Nandan, J. Kanungo, and A. Mahajan, “An efficient architecture of iterative logarithm multiplier,” International Journal of Engineering & Technology, vol. 7, no. 2.16, p. 24, 2018.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.