Analogous Study of Different Types of Shift Register Based on Linear Feedback System
Keywords:
Serial in Serial Output (SISO), Serial in Parallel out, Parallel in Serial out, Parallel in Parallel OutAbstract
This paper review of Bit Linear Feedback Shift Register which generates pseudo-random test patterns asthe input bit is a linear function of its past ……. state. The total number of random state generated on LFSR depends on the feedback polynomial. As it is simple counter so it can count maximum of (2n -1) by using maximum feedback polynomial. Here in this paper we studied16-bit different types of shift register on FPGA by using VHDL and study the pattern of randomness. The study is conceded out to find number of gates, memory and speed requirement in FPGA as the number of bits is increased .And also, the simulation problem for long bit LFSR on FPGA is presented. The design is simulated and synthesized in Xilinx software.
References
ParthoGhose and MdNaimur Rahman, “Design of Reversible Shift Registers Minimizing Number ofGates, Constant Inputs and Garbage Outputs”, International Conference on IEEE 2018.
Shivshankar Mishra, Ram RackshaTripathi and Devendra Kr. Tripathi, “Implementation of Configurable Linear Feedback Shift Register in VHDL”, International Conference on Emerging Trends in Electrical, Electronics and Sustainable Energy Systems (ICETEESSES–16).
Radhika Sharma and Balwinder Singh, “Design and Analysis of Linear Feedback Shift Register(LFSR) Using Gate Diffusion Input(GDI) Technique”, 978-1-5090-0893-3/16/$31.00 ©2016 IEEE.
ShrutiHathwala, Meenakshi Yadav: Design and Analysis of a 32 Bit Linear Feedback Shift Register Using VHDL. International Journal of Engineering Research and Applications, Vol. 4, Issue 6 (version 6), pp. 99-102, June 2014.
KhushbooSewak, Praveena Rajput and Amit Kumar Panda, “FPGA Implementation of 16 bit BBS and LFSR PN Sequence Generator: A Comparative Study”, 2012 IEEE Students’ Conference on Electrical, Electronics and Computer Science
Lenin Gopal, Nor SyahiraMohdMahayadin and AdibKabir Chowdhury, “Design and Synthesis of Reversible Arithmetic and Logic Unit (ALU)”, 2014 IEEE 2014 International Conference on Computer, Communication, and Control Technology (I4CT 2014), September 2 -4, 2014.
Mr. Abhishek Gupta, Mr. UtsavMaliyawad and Prof. Vinod Kapse, “Design of Speed, Energy and Power Efficient Reversible Logic Based Vedic ALU for Digital Processors”, 2012 IEEE.
Akanksha Dixit and VinodKapse, “Arithmetic & Logic Unit (ALU) Design using Reversible Control Unit”, International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 6, June 2012.
LekshmiViswanath and Ponni. M, “Design and Analysis of 16 Bit Reversible ALU”, IOSR Journal of Computer Engineering (IOSRJCE), Volume 1, Issue 1, PP 46-53, June 2012.
M. Morrison and N. Ranganathan, "Design of a Reversible ALU Based on Novel Programmable Reversible Logic Gate Structures,” IEEE International Symposium on VLSI, pp. 126-131, 2011.
ShefaliMamataj, Biswajit Das, AnurimaRahaman, An Optimized Realization of ALU for 12-Operations by using a Control Unit of reversible gates, International Journal of Advanced Research in Computer Science and Software Engineering, Volume 4, Issue 1, ISSN: 2277 128X, January 2014
ShefaliMamataj, Biswajit Das, AnurimaRahaman, An Ease implementation of 4-bit Arithmetic Circuit for 8 Operation by using a new reversible COG gate International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, ISSN (Online): 2278 – 8875, Vol. 3, Issue 1, January 2014
R. Landauer, “Irreversibility and Heat Generation in the Computational Process”, BM Journal of Research and Development 5, pp. 183-191, 1961
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
