Survey Paper on Modulo 2n+1 Adder and Multiplier using Different Types of Technique
Keywords:
Modulo Multiplier, Modulo Adder, Residue Number System (RNS), Diminished-1 RepresentationAbstract
Residue Number System is a carry-free system used in various applications of high speed arithmetic component like digital signal processing, image processing and cryptography. The main work of RNS is to reduce the complexity and to perform operations on overflow detection, sign detection and magnitude comparison. In this paper, we studied the parallel architecture based on parallel prefix tree is helpful for computation at higher speed. This work is carried out to get a regular binary multiplication technique, basically consists of modulo reduction operation. Conversion has been done between binary and diminished-1 representation for a large value of inputs. This work with parallel prefix tree adder improves the speed of multiplication. This modified parallel prefix adder consumes less area as compared to other adder. The work is consisting of a carry-computation unit depends on the carry-generate and carry-propagate terms.
References
Beerendra Kumar Patel and Jitendra Kanungo, “Efficient Tree Multiplier Design by using Modulo 2k +1 Adder”, Emerging Trends in Industry 4.0 (ETI 4.0), IEEE 2021.
S. Janwadkar and R. Dhavse, “Qualitative and quantitative analysis of parallel-prefix adders,” in Advances in VLSI and Embedded Systems, Z. Patel, S. Gupta, and N. Kanungo Y. B., Eds. Singapore: Springer Singapore, 2021, pp. 71–88.
Sudhanshu Janwadkar and Sioska Dhavse, “Implementation and Performance Evaluation of Novel Line Adder Architecture for Portable Systems”, IEEE Region 10 Conference (TENCON), IEEE 2020.
N. I. Chervyakov P. A. Lyakhov M. A. Deryabin N. N. Nagornov M. V. Valueva and G. V. Valuev “Residue Number System-Based Solution for Reducing the Hardware Cost of a Convolutional Neural Network” Neurocomputing vol. 407 pp. 439-453 2020.
Elango Sekar and Sampath Palaniswami “Hardware Implementation of Residue Multipliers based Signed RNS Processor for Cryptosystems” J. Microelectron. Electron. Compon. Mater. vol 50 no. 2 pp. 71-86 2020.
S. Elango and P. Sampath “Implementation of High Performance Hierarchy Based Parallel Signed Multiplier for Cryptosystems” J. Circuits Syst. Comput. vol. 29 no. 13 pp. 2050214-1-2050214-25 2020.
Ghassem Jaberipur Armin Behradfar and Saeed Nejat “Impact of diminished-1 encoding on residue number systems arithmetic units and converters” Computers and Electrical Engineering Elsevier vol. 75 pp. 61-76 2019.
M. Sumalatha, P. Nagsimnavelugu, and K. S. Prasad, “Low power and low area vlsi implementation of vedic design for filter for ecg signal de-noising,” Microprocessors Microsys, vol. 71, p. 102823, 2019.
K. Desai, A. D. Darji, and H. M. Singapuri, “Implementation of high speed, low power modified vedic multiplier and its Application in lifting based discrete wavelet transform,” in IEEE Region 10 Conference (TENCON), IEEE, 2019, pp. 2387–2391.
R. Turakani and S. Sali, “Low power vlsi implementation of parallel fast fourier transform with dram-vin-ca,” Microprocessors Microsyst, vol. 68, pp. 92–100, 2019.
K. Sivananadram and P. Kumar, “Design and performance analysis of reconfigurable modified vedic multiplier with 3-1 compressor,” Microprocessors Microsystems, vol. 55, pp. 97–107, 2018.
J. Peng S. Sun Vikram K. Narayana Volker J. Sorger and Ashraf H. Ghadiri “RNS-based arithmetic system against physical hardware Trojans” Integration the VLSI Journal Elsevier vol. 64 pp. 103-113 May 2018.
Konstantin Lopatyuk Stanislav Makarenko Vyacheslav Knyazkov “Internal Parallelization of Modular Multiplication Based on Residue Number System Codes” Computers and Mathematics with Applications vol. 27 no. 1 2018.
Beerendra K. Patel and J. Kanungo “Diminished-1 multiplier using modulo 2n+1 adder” International journal of engineering and Technology vol. 4 no. 4 2018.
B. Koziel R. Azarderakhsh and M. M. Kermani “A high-performance and scalable hardware architecture for isogeny-based cryptography” IEEE Transactions on Computers vol. 67 no. 11 pp. 1594-1609 Nov 2018.
A. Jalali R. Azarderakhsh and M. M. Kermani “Neon sike: Supersingular isogeny key encapsulation on armv7” in Security Privacy and Applied Cryptography Engineering Cham:Springer International Publishing pp. 37-51 2018.
P. L. H. Seo Z. Liu and Z. Hu “Sidh on arm: faster modular multiplications for faster post-quantum supersingular isogeny key exchange” IACR Transactions on Cryptographic Hardware and Embedded Systems pp. 1-20 2018.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.