Study on VLSI Designing with Reference to Digital Circuit
Keywords:
VLSI Design, Digital Circuit, Linear Feedback Shift RegisterAbstract
The LFSR is the main component of the prototype generator. The number of outputs of the LFSR should be the same as the number of inputs of the circuit under test. The output of prototyping is applied as input to the circuit under test. The output of the circuit under test is applied to the output feedback analyzer. The outputs for the corresponding test vector are stored in the output response parser. If the stored output and the output of the circuit under test are the same, the circuit is declared free of liability; otherwise, the circuit has some liability. Three LFSR-based prototyping breakthroughs are developed for testing automated paths. There are three standard paths, namely C432, S27, and C17, which are considered as test circuits. Xilinx ISE 8.2 is used for program development. The encoding of the LFSR and the circuit under test are developed in Xilinx programming. LFSR-based prototyping for the C432 standard circuit was developed in Xilinx ISE 8.2. In the C432 test, 50 liabilities are generated to check the performance of the circuit under test; all 50 liabilities are detected by the proposed algorithm, and its scope of liability is 100.00%.
References
J. Pekarik et al., “RFCMOS Technology from 0.25 µm to 65 nm: The State of the Art,” CICC, 2014.
Y. Tsividis, Operation and Modeling of the MOS Transistor, Oxford University Press.
C. Chen, J. W. Chou, W. Lur, and S. W. Sun, “A Novel 0.25 µm Shallow Trench Isolation Technology,” Electron Devices Meeting, pp. 837–840, Dec. 2006.
G. Scott et al., “NMOS drive current reduction caused by transistor layout and trench isolation induced stress,” Electron Devices Meeting 1997 – IEDM Technical Digest, pp. 827–830, Dec. 2009.
Andrew M. Abo and Paul R. Gray, “A 1.5-V 10-bit 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter,” IEEE Journal of Solid-State Circuits, May 2019.
R. G. H. Eschauzier and J. H. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers, Boston: MA-Kluwer, 2015.
J. H. Huijsing, R. Hogervorst, and K. J. de Langen, “Low-power low-voltage VLSI operational amplifier cells,” IEEE Transactions on Circuits and Systems I, vol. 42, pp. 845–852, Nov. 2015.
Ivonne Di Sancarlo, Dario Giotta, Andrea Baschirotto, and Richard Gaggl, “A 65-nm 84-dB-gain 200-MHz-UGB CMOS fully differential three-stage amplifier with a novel common-mode control,” ESSCIRC, pp. 341–347, Sept. 2018.
A. Ghadiri and H. Mahmoodi-Meimand, “Comparative energy and delay of energy recovery and square-wave clock flip-flops for high-performance and low-power applications,” Proc. International Conference on Microelectronics, pp. 89–92, 2013.
P. Zhao, T. Darwish, and M. Bayoumi, “Low power and high speed explicit-pulsed flip-flops,” Proc. Midwest Symposium on Circuits and Systems, pp. 477–480, 2012.
N. Nedovic, M. Aleksic, and V. G. Okladzija, “Conditional techniques for low power consumption flip-flops,” Proc. International Conference on Electronics, Circuits and Systems, pp. 803–806, 2011.
Sainiranjan Musakayala and Ovais Shah, “An Effective Sleep State Approach in Low Leakage Power VLSI Design,” International Research Journal of Engineering and Technology, vol. 3, May 2016.
Subrat Mahalik and Bhanu Teja, “Leakage Power Reduction in CMOS VLSI,” International Journal of Engineering Research & Technology, vol. 3, May 2014.
Chanchal Kumar, Avinash Sharan Mishra, and Vijay Kumar Sharma, “Leakage Power Reduction in CMOS Logic Circuits Using Stack ON/OFF Technique,” in Proc. Second International Conference on Intelligent Computing and Control Systems, 2018.
R. Lorenzo and S. Chaudhury, “LCNT—an approach to minimize leakage power in CMOS integrated circuits,” Microsystem Technologies, vol. 23, no. 9, pp. 4245–4253, 2017.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
