Study of CMOS Technology based Different Shift Register for Low Potential Application
Keywords:
Shift Register, CMOS, Low PotentialAbstract
It is dynamic in the plot with the participation of the transmission portal. Dynamic potential is largely saved by using the minimum number of potables using the clock indicator in the overall path configuration, reducing both the capacitive load and the switching activity of the nodes inside the track. By minimizing the load and loading each internal node compared to variations of the input data indicator, its potential depletion is further reduced. Threshold intensity drop is the main consideration of potential depletion introduced at the technology level for intensity scaling. The optimal threshold intensity is selected based on the switching and leakage undercurrent settings. The study of Another 4bit Serial Input Parallel Output (SIPO) shift register named Series Stacking in Portable Count Depletion Shift Register (STCRSR) is developed to uphold the capability of outlined cleat plot.
References
Absel, Kalarikkal, Manuel, Lijo and Kavitha, R. K., “Dynamic low-potential two-node pulse matching slot with efficient embedded logic”, IEEE Transactions on Very Large Scale Integration (VLSI), vol. 21, no. 9, pp. 1693–1704, 2013.
Alioto, Massimo, Consoli, Elio and Palumbo, Gaetano, “General strategies for tracing the nanoscale stopper in the energy hysteresis space”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 7, pp. 1583–1596, 2010.
Awad, Ahmed, Takahashi, Atsushi, Tanaka, Satoshi and Kodama, Chikaaki, “A Rapid Breakthrough in Masked Escalation Accounting for Process Variations with New Intensity Modeling”, IEEE Transactions on Systems Very Large Scale Integrated Data Systems (VLSI), vol. 25, no. 3, pp. 1098–1101, 2016.
Bhattacharjee, Pritam and Majumder, Alak, “A study of change-sensitive enclosed wedge for a potentially stressed FSM application”, Journal of Paths, Systems and Computing, vol. 28, no. 7, pp. 120–138.
Borkar, Shekhar, “Plot Challenges of Technology Scaling”, IEEE Micro, vol. 19, no. 4, pp. 23–29, 1999.
Butzen, E. and Ribas, R. P., “Leakage Undercurrent in CMOS Submicrometer Gate”, Universidade Federal do Rio Grande do Sul, pp. 1–30, 2006.
Chen, Jian, Liu, Yan, Zhu, Ziran and Zhu, Wenxiang, “An adaptive hybrid memetic breakthrough for VLSI floor planning without thermal-aware slicing”, Integration, the VLSI Journal, vol. 58, pp. 245–252, 2017.
Chinnery, David & Keutzer, Kurt, “An overview of factors influencing potential depletion to bridge the potential gap between ASICs and custom tools”, Now Publishers, ch. 2, pp. 165–170, 2007.
Chung, Wai, Lo, Timothy and Sachdev, Manoj, “A Comparative Analysis of Low-potential Low-Intensity Triggered Latches”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, no. 6, pp. 913–918, 2002.
Consoli, Elio, Alioto, Massimo, Palumbo, Gaetano and Rabaey, Janary, “Conditional Push-Pull pins with 726 fJ Energy Delay product in 65 nm CMOS”, Synthesis of Solids Pathway Conference Technical Papers, IEEE International, vol. 55, no. 8, pp. 482–483, 2012.
Corne, Stefano, Beko, Marko, Cruz, Luis and Tomic, Slavisa, “Elephant Herding Escalation for Energy-Based Localization”, Sensors, vol. 18, no. 2849, pp. 1–14, 2018.
Darwish, T. & Bayoumi, M., “Reducing modified SAFF clock conversion”, in Proceedings of the International Conference on Microelectronics (ICM), pp. 96–99, 2002.
Dash, Judhisthir, Dam, Bivas and Swain, Rajkishore, “Optimal plotting of linear multiphase band stopping filters using advanced cuckoo seed search swarm enhancement”, Journal of Soft Computing Applications, vol. 52, pp. 435–445, 2017.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
