Review on Low Power Radix-2 Fast Fourier Transform for 5G Wireless Communication Technology
Keywords:
Reversible Gates, Adder/ Sub tractor, Fast Fourier Transform, DKG GateAbstract
It is also a well-known fact that the multiplier unit forms an integral part of processor design, due to this, high speed digital processor architecture become the need of the day. In his paper a novel programmable FFT architecture for radix-2 DIT algorithm using reversible DKG gate is implementation. DKG gate is 4×4 reversible gate and working on both adder and sub-tractor. Recent advances in reversible logic using and quantum computer algorithms allow for improved computer architecture and arithmetic logic unit designs. The proposed design is synthesized using Xilinx ISE software and simulated using VHDL test bench.
References
Fahad Qureshi, Jarmo Takala, Anastasia Volkova, Thibault Hilaire, “Multiplierless Unified Architecture for Mixed Radix-2/3/4 FFTs,” 2017 25th European Signal Processing Conference (EUSIPCO), IEEE, 2017.
Fahad Qureshi, Muazam Ali, and Jarmo Takala, “Multiplierless Reconfigurable Processing Element for Mixed Radix-2/3/4/5 FFTs,” IEEE, ISBN: 978-1-5386-0446-5, 2017, pp. 2001–2017.
Ms. A. Anjana and Mrs. A. V. Ananthalakshmi, “Design of Reversible 32-Bit BCD Add-Subtract Unit using Parallel Pipelined Method,” International Conference on Advances in Electrical, Electronics, Information, Communication and Bio-Informatics (AEEICB), IEEE, 2016, pp. 1-4673-9745-2.
Matthew Morrison and Nagarajan Ranganathan, “Design of a Reversible ALU based on Novel Programmable Reversible Logic Gate Structures,” 2015 IEEE Computer Society Annual Symposium on VLSI, 2015.
Lekshmi Viswanath and Ponni M., “Design and Analysis of 16-Bit Reversible ALU,” ISSN: 2278-0661, Volume 1, Issue 1, May–June 2014, pp. 46-53.
Akanksha Dixit and Vinod Kapse, “Arithmetic & Logic Unit (ALU) Design using Reversible Control Unit,” International Journal of Engineering and Innovative Technology (IJEIT), Volume 1, Issue 6, June 2014.
Mr. Abhishek Gupta, Mr. Utsav Maviya, and Prof. Vinod Kapse, “Design of Speed, Energy and Power Efficient Reversible Logic Based Vedic ALU for Digital Processors,” 2012 IEEE Computer Society Annual Symposium on VLSI, 2012.
H. Thapliyal and N. Ranganathan, “Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate,” Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2009.
M. Morrison and N. Ranganathan, “Design of a Reversible ALU Based on Novel Programmable Reversible Logic Gate Structures,” IEEE International Symposium on VLSI, 2011, pp. 126-131.
M. Hagparast, S. J. Jassbi, K. Navi, and O. Hashemipour, “Design of a Novel Reversible Multiplier Circuit using HNG Gate in Nanotechnology,” World Applied Sciences Journal, vol. 3, 2008, pp. 974-978.
H. Thapliyal, N. Ranganathan, and R. Ferreira, “Design of a Comparator Tree Based on Reversible Logic,” Proceedings of the 10th IEEE International Conference on Nanotechnology, 2010, pp. 1113-1116.
P. Gupta, A. Agarwal, and N. K. Jha, “An Algorithm for Synthesis of Reversible Logic Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 11, pp. 2317-2330, Nov. 2006.
D. Maslov and G. W. Dueck, “Reversible Cascades with Minimal Garbage,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 11, pp. 1497-1509, Nov. 2004.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
