Survey on: Reversible Logic Gate Based Design of Binary Comparator
Keywords:
BIST, comparator, quantum cost, reversible gate architecture, garbage outputAbstract
In recent times, advancements in fields such as nanotechnology, low-power design, and quantum computing have made reversible logic circuits a promising area of research. Using existing reversible gates, this work presents a 4-bit reversible comparator based on a classical logic circuit. The proposed design uses a Built-In Self-Test (BIST) architecture, which reduces the number of constant inputs, garbage outputs, and quantum cost compared to existing approaches.
References
Soolmaz Abbasalizadeh, Behjat Forouzandeh, and Hossein Aghababa, “4 Bit Comparator Design Based on Reversible Logic Gate.” Lecture Notes on Information Theory, Vol. 1, No. 3, September 2013.
Rakshit Saligram and Rakshith T.R., “Design of Low Logical Cost Adders using Novel Parity Confirming Toffili Gate.” IEEE Conference C2SPCA, 2013.
Bahram Dehghan I, Abdolreza Roozbeh, and Jafar Zone, “Design of Low Power Comparator using DG Gate.” Scientific Research - Circuits and Systems, Vol. 5, pp. 7-12, January 2014.
Mr.M. Saravanan and Dr. K. Suresh Manic, “Energy Efficient Code Converters using Reversible Logic Gates.” IEEE International Conference on Green High Performance Computing, March 2013.
V.K. Kirith and Dr. G. Mamatha Samson, “Design of BIST with Low Power Test Pattern Generator.” IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), Vol. 4, Issue 5, pp. 30-39, Sep–Oct 2014.
Harpreet Singh and Chakshu Goel, “Design of a Power Efficient Reversible Adder-Subtractor.” International Journal of Advanced Research in Computer Engineering and Technology, Vol. 4, No. 4, pp. 1305-1308, April 2015.
Dibal P.Y., “Design of a 4-bit Magnitude Comparator using Simulink.” Arid Zone Journal of Engineering, Technology and Environment, Vol. 9, No. 16, pp. 9-16, August 2013.
Shivanappa Mantur, Chidanand Murthy M.V., M.Z. Kurian, and H.S. Guruprasad, “Design of 4×4 Reversible, Square Quantum Circuitry.” International Journal of Emerging Technology in Computer Science and Electronics, Vol. 14, No. 2, pp. 886-890, April 2015.
Diganta Sengupta, Mahamuda Sultana, and Atal Chaudhuri, “Realization of a Novel Reversible SCG Gate and its Application for Designing Parallel Adder-Subtractor and Matched Logic.” International Journal of Computer Applications, Vol. 31, No. 9, pp. 30-35, October 2011.
Sravanth and T. Venkata Lakshmi, “VLSI Implementation of ALU using Reversible Logic with Vedic Mathematics.” International Journal of Scientific Engineering and Technology Research, Vol. 4, No. 1, pp. 142-146, January 2015.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
