Study of QSD Addition / Subtraction using Bidirectional Reversible Logic Gate
Keywords:
Multi-Valued Logic Circuit, Quaternary Signed Digit (QSD), Addition, SubtractorAbstract
Researchers in VLSI technology have been engaged in multi-valued logic circuits (quaternary) for the past few years. The motivation behind this work is that multi-valued logic extends both theoretical and applied logic, where the traditional truth values “true” and “false” are replaced by several discrete values. Due to carry propagation, complexity, and delay introduced in adder circuits, arithmetic operations such as addition, subtraction, and multiplication experience increased delay in the arithmetic logic unit. In order to reduce this delay, carry-free addition is introduced using QSD (Quaternary Signed Digit) numbers. In this paper, a study of QSD addition and subtraction circuits using reversible logic gates is presented.
References
B. Devika Rani and Dr. S. Govindarajulu, “Implementation of Modified Vedic Multiplier Using Quaternary Signed Digit Number System,” Journal of Engineering Sciences, vol. 13, no. 12, 2022.
Mohammed A. Al-Ibadi, “Hardware Implementation for High-Speed Parallel Adder for QSD 2D Data Arrays,” International Conference on Electrical, Communication, and Computer Engineering (ICECCE), IEEE, 2020.
K. Deepak, “Design and Analysis of High Speed and Low Power Reversible Vedic Multiplier Incorporating with QSDN Adder,” International Journal of Innovative Technology and Exploring Engineering (IJITEE), vol. 8, no. 4, pp. 273–279, Feb. 2019.
P. Dalmia, V. A. Parashar, A. Tomar, and N. Pandey, “Novel High Speed Vedic Multiplier Proposal Incorporating Adder Based on Quaternary Signed Digit Number System,” 31st International Conference on VLSI Design, IEEE Computer Society, pp. 289–294, 2018.
Simranjeet Singh Sudan and Manish Singhal, “MIG and COG Reversible Logic Gate Based QSD Addition / Subtraction,” International Conference on Computing, Communication and Automation (ICCCA), 2017.
Radhika Thakur, Suniti Jain, and Meenakshi Sood, “FPGA Implementation of Unsigned Multiplier Circuit Based on Quaternary Signed Digit Number System,” IEEE International Conference on Signal Processing, Computing and Control, 2017.
Simranjeet Singh Sudan and Manish Singhal, “A Review on Basics of QSD Number Addition and Subtraction,” International Conference on Computing and Communication Technologies for Smart Nation (IC3TSN), IEEE, 2017.
Purva Agarwal and Pawan Whig, “Low Delay Based 4-Bit QSD Adder / Subtraction Number System by Reversible Logic Gate,” 8th International Conference on Computational Intelligence and Communication Networks, 2016.
Ameya N. Banka, Shweta Hajare, and Dipti Anthare, “Design of Arithmetic Circuit Using Quaternary Signed Digit Number System,” International Conference on Communication and Signal Processing, pp. 3–5, 2014, India.
Tanay Chattopadhyay and Tamal Sarkar, “Logical Design of Quaternary Signed Digit Conversion Circuit and Its Execution Using Operational Amplifier,” Bonfring International Journal of Power Systems and Integrated Circuits, vol. 2, no. 3, Dec. 2012.
Krishna Murthy, Gayatri G., Manoj Kumar D., and Suresh Reddy G., “Design of Efficient Adder Circuits Using Proposed Parity Preserving Gate,” VLSICS, vol. 3, no. 3, Jun. 2012.
M. D. Saiful Islam and Z. Begum, “Reversible Logic Synthesis of Fault Tolerant Carry Skip BCD Adder,” Journal of Bangladesh Academy of Sciences, vol. 32, no. 2, pp. 193–200, 2008.
M. K. Thomsen and M. B. Axelsen, “Reversible Arithmetic Logic Unit for Quantum Arithmetic,” Journal of Physics A: Mathematical and Theoretical, vol. 43, no. 10, pp. 1088751–1088822, 2010.
M. Haghparast and K. Navi, “A Novel Fault-Tolerant Reversible Gate for Nanotechnology-Based Systems,” American Journal of Applied Sciences, vol. 5, no. 5, pp. 519–523, 2008.
B. Parhami, “Fault Tolerant Reversible Circuits,” Proceedings of the Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, CA, Oct. 2006.
M. Haghparast and K. Navi, “A Novel Fault Tolerant Reversible Gate for Nanotechnology Based Systems,” American Journal of Applied Sciences, vol. 5, no. 5, 2008.
Jayashree H. V. and Ashwin S., “Berger Check and Fault Tolerant Reversible Arithmetic Component Design,” IEEE, 2015.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
