Error Detection and Correction for Binary Arithmetic Golay Code based on CRC Technique
Keywords:
Binary Golay Code (23, 12, 7), Extended Golay Code (24, 12, 8), Adder, Weight Measurement Unit.Abstract
VLSI architecture for fast extended Golay encoder and decoder are presented in this paper. The extended golay code encode and decode of the bit is (24, 12, 8) format. The first bit of the format is represent the transmit Golay encoder bit, second bit of the format is represent the polynomial bit and third bit of the format is represent the hamming distance. Extended Golay codes are detection up to eight bit error and correction up to three bits. The extended Golay code is main block of the cyclic redundancy check (CRC). CRC is error detection code commonly used in wireless communication system. The extended Golay code is implemented Xilinx software with vertex-2p device family. The extended Golay code is implemented in term of number of slice, number of LUT and maximum combinational path delay compared with existing Golay code.
References
Kristjane Koleci, Paolo Santini, Marco Baldi, Franco Chiaraluce, Maurizio Martina and Guido Masera, “Efficient Hardware Implementation of the LEDAcrypt Decoder”, IEEE Access 2021.
P. Santini, M. Battaglioni, M. Baldi, and F. Chiaraluce, “Analysis of the error correction capability of LDPC and MDPC codes under parallel bit-flipping decoding and application to cryptography,” IEEE Trans. Communication, vol. 68, no. 8, pp. 4648–4660, Aug. 2020.
J. Hu, M. Baldi, P. Santini, N. Zeng, S. Ling, and H. Wang, “Lightweight key encapsulation using LDPC codes on FPGAs”, IEEE Trans. Comput., vol. 3, pp. 327–341, Mar. 2020.
D. Zoni, A. Galimberti, and W. Fornaciari, “Efficient and scalable FPGA oriented design of QC-LDPC bit-flipping decoders for post-quantum cryptography,” IEEE Access, vol. 8, pp. 163419–163433, 2020.
K. Koleci, M. Baldi, M. Martina, and G. Masera, “Hardware implementation for code-based post-quantum asymmetric cryptography,” in Proc. 3rd Italian Conf. Cybersecurity (ITASEC), vol. 2597, Ancona, Italy, Feb. 2020, pp. 141–152.
D. Zoni, A. Galimberti, and W. Fornaciari, “Flexible and scalable FPGA oriented design of multipliers for large binary polynomials,” IEEE Access, vol. 8, pp. 75809–75821, 2020.
M. Baldi, A. Barenghi, F. Chiaraluce, G. Pelosi, and P. Santini, “LEDAcrypt: QC-LDPC code-based cryptosystems with bounded decryption failure rate,” in Code-Based Cryptography, M. Baldi, E. Persichetti, and P. Santini, Eds. Cham, Switzerland: Springer, 2019, pp. 11–43.
Shivani Tambatkar, Siddharth Narayana Menon, Sudarshan. V, M. Vinodhini and N. S. Murty, “Error Detection and Correction in Semiconductor Memories using 3D Parity Check Code with Hamming Code”, International Conference on Communication and Signal Processing, April 6–8, 2017, India.
Wenle JIN, Shaohua WU, Erpeng YANG and Jian JIAO, “LDPC Convolutional Codes Coded Cooperation Based on Puncturing”, ISBN 978-89-968650-9-4 ICACCT2017 February 19–22, IEEE 2017.
Pallavi Bhoyar, “Design of Encoder and Decoder for Golay code”, International Conference on Communication and Signal Processing, April 6–8, IEEE 2017, India.
Manikandan J, Shruthi S, Mangala SJ and Agarwal VK, “Design and Implementation of Reconfigurable Coders for Communication Systems”, International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA) IEEE 2016.
Sindhujaa Muppalla and Koteswara Rao Vaddempudi, “A Novel VHDL Implementation of UART with Single Error Correction and Double Error Detection Capability”, SPACES-2015, Dept of ECE, KL University.
Satyabrata Sarangi and Swapna Banerjee, “Efficient Hardware Implementation of Encoder and Decoder for Golay Code”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2014.
Nitin Patel, Naresh Patel, “VHDL Implementation of UART with BIST capability,” IEEE 4th ICCCNT July 4–6, 2013, Tiruchengode, India.
Shumit Saha, Md. Ashikur Rahman, Amit Thakur, “Design and Implementation of a BIST Embedded High Speed RS-422 Utilized UART over FPGA”, IEEE 4th ICCCNT July 4–6, 2013, Tiruchengode, India.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
