Area-Delay Efficient LPF and HPF designing in 2 D DWT using CSD Technique and BK Adder
Keywords:
2-D DWT, CSD, Low-pass Sub-band (LPSB), High-pass Sub-band (HPSB), VHDL SimulationAbstract
The DWT is expressed in a generalized form know as discrete wavelet transform which analyzes both the low and high sub bands with equal priority at every decomposition level. The DWT is a mathematical technique that provides a new method for signal processing. Due to various useful features like adaptive time-frequency window, lower aliasing distortion and efficient computational complexity, it is widely used in many signal and image processing applications. 2-D DWT is widely used in image and video compression. But flipping scheme introduces some design complexities in selected DWT structures. So in our proposed work, we have implemented BK adder and canonical signed digit (CSD) technique that provides multiplier-less implementation and also will work for every bit. The proposed CSD and BK adder based 2-D DWT algorithm shows good performance as compared to previous algorithm. The proposed architecture for DWT implementation reduces the chip area, less computation time and also minimizes the maximum combinational path delay.
References
Jhilan Jama, Sayan Tripathi, Ritesh Sur Chowdhury, Akash Bhattacharya and Jaydeb Bhaumik, “An Area Efficient VLSI Architecture for 1-D and 2-D Discrete Wavelet Transform (DWT) and Inverse Discrete Wavelet Transform (IDWT)”, Devices for Integrated Circuit, IEEE 2021.
Zhang, W., Wu, C., Zhang, P. and Liu, Y., “An Internal Folded Hardware-Efficient Architecture for Lifting-Based Multi-Level 2-D 9/7 DWT”, 2019, Applied Sciences, 9(21), p.4635.
Samit Kumar Dubey, Arvind Kumar Kourev and Shilpi Sharma, “High Speed 2-D Discrete Wavelet Transform using Distributed Arithmetic and Kogge Stone Adder Technique”, International Conference on Communication and Signal Processing, April 6-8, 2017, India.
Rakesh Biswas, Siddarth Reddy Malreddy and Swapna Banerjee, “A High Precision-Low Area Unified Architecture for Lossy and Lossless 3D Multi-Level Discrete Wavelet Transform”, IEEE Transactions on Circuits and Systems for Video Technology, Vol. 45, No. 5, pp. 01-11, May 2017.
Mamatha I, Shikha Tripathi and Sudarshan TSB, “Pipelined Architecture for Filter Bank based 1-D DWT”, International Conference on Signal Processing and Integrated Networks (SPIN), pp. 47-52, May 2016.
Maurizio Martina and Guido Masera, Massimo Ruo Roch and Gianluca Piccinini, “Result-Biased Distributed-Arithmetic Based Filter Architectures for Approximately Computing the DWT”, IEEE Transactions on Circuits and Systems— I: Regular Papers, Vol. 62, No. 8, pp. 2103-2113, August 2015.
Basant Kumar Mohanty, Pramod Kumar Meher, “Memory-Efficient High-Speed Convolution-Based Generic Structure for Multilevel 2-D DWT”, IEEE Transactions on Circuits and Systems for Video Technology, Vol. 23, No. 2, pp. 353-363, February 2013.
Basant K. Mohanty, Anurag Mahajan, Pramod K. Meher, “Area- and Power-Efficient Architecture for High-Throughput Implementation of Lifting 2-D DWT”, IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol.59, No.7, pp. 434-438, July 2012.
Chengjun Zhang, Chunyuan Wang, M. Omair Ahmad, “A Pipeline VLSI Architecture for High-Speed Computation of the 1-D Discrete Wavelet Transform”, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol.57, No.10, pp. 2729-2740, October 2010.
Zhang, Chengjun, Chunyuan Wang and M. Omair Ahmad, “A pipeline VLSI architecture for high-speed computation of the 1-D discrete wavelet transform”, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol.57, No.10; pp. 2729-2740, October 2010.
S. M. M. Rahman, M. O. Ahmad, and M. N. S. Swamy, “A New Statistical Detector for DWT-Based Additive Image Watermarking using the Gauss-Hermite Expansion,” IEEE Transactions Image Processing, Vol. 18, No. 8, pp. 1782–1796, August 2009.
P. K. Meher, B. K. Mohanty and J. C. Patra, “Hardware-Efficient Systolic-Like Modula Design for Two-Dimensional Discrete Wavelet Transform”, IEEE Transactions on Circuits and Systems—II: Express Briefs, Vol. 55, No. 2, pp. 1021-1029, February 2008.
Chao Cheng, Keshab K. Parhi, “High-Speed VLSI Implementation of 2-D Discrete Wavelet Transform”, IEEE Transactions on Signal Processing, Vol.56, No.1, pp. 393-403, January 2008.
C. C. Cheng, C.-T. Huang, C.-Y. Cheng, C.-J. Lian and L.-G. Chen, “On-chip Memory Optimization scheme for VLSI Implementation of Lifting-based 2-D Discrete Wavelet Transform,” IEEE Transactions on circuits and System for Video Technology, Vol.17,No.7, pp. 814-822, July 2007.
M. Martina, and G. Masera,“Multiplier less, folded 9/7-5/3 waved VLSI Architecture, IEEE Transactions on Circuits and Systems, Express Brief Vol. 54, No. 9, pp. 770 – 774, September 2007.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
