VLSI Implementation of Low Power CORDIC Coders for Digital Converter using Wallace Tree Encoder
Keywords:
DCT, CORDIC, Shift and Add, Virtex-5, Number of SliceAbstract
In the latter years many of the architectures for discrete cosine transform (DCT) has been suggested and concluded that CORDIC (Coordinate-Rotation-Digital-Computer) processor based design is best suited and convenient for DCT design. CORDIC (Coordinate-Rotation-Digital-Computer) is division of shift and add phenomenon based principle for rotation of vector and rotation of plan, which is mainly used for the calculation of Trigonometric and Hyperbolic operations. CORDIC based architecture delivers iteration method and regulated like digit by digit operation. For these operation, it is pre-owned add, subtract, shifting of given bits and lookup table. Proposed architecture is compromise of input elements adding and subtracting, CORDIC module and output elements. Proposed Architecture is counterfeit for 8-point DCT and synthesized adopting Xilinx FPGA ISI 14.1i Vertex-5 device (xc5vfx100t-5ff1738) as a target device, which can engage at a maximum frequency of 184.556 MHZ.
References
J. M. Mathana and R. Dhanagopal, “VLSI Architecture for High Performance Wallace Tree Encoder”, 6th International Conference on Advanced Computing & Communication Systems (ICACCS), IEEE 2020.
Choudhary Sadhana and Sarika Raga, “A Comparative Analysis at Binary Arithmetic Coders on FPGA System”, International Conference on Industry 4.0 Technology, pp. 136-140, IEEE 2020.
Tsounis, M. Psarakis, “Analyzing the Resilience to SEUs of an ‘Image-Data’ Compression Core in a COTS SRAM FPGA”, NASA/ESA Conference, Colchester, UK, pp. 17-24, 2019.
IS Morina and PDP Silitonga, “Compression and Decompression of Audio Files Using the Arithmetic Coding Method”, Scientific Journal-of-Informatics, 2019.
Jiaju Chen, Shumin Liu, Caiz Dong and Susanto Rahardja, “Hardware Efficient Integer Discrete Cosine Transform for Efficient Image/Video Compression”, IEEE Access, vol. 7, 2019.
S. E. Urusoyev, V. A. Kokilova, and S. S. Urusoyava, “The analysis and lossless compression of data on FPGA”, 2018 MWENT, Moscow, pp. 1-5, 2018.
Imran Ghani, Jie Han, Weiguo Liu, Fabricio Lombardi, “Approximate Design of a Fully Parallel Approximate Coordinate Rotation Digital Computer (CORDIC)”, IEEE Transactions on Multi-Scale Computing Systems, vol. 3, issue 3, pp. 193-205, IEEE 2017.
Natasha J. Nidhe, Raj S. Shukla, Tripathi, Sudhansu, “Systematic Architectural Implementation of 1D DFT and DCT for Innovative Convolution for IEEE 2016”, IEEE Conf. on Electrical, Electronics and Optimization Techniques (ICEEOT), 2016.
Asadi A. Jafar, H. Foroutan, “A comparative study and simulation of approximate adders”, Proc. 25th Great Lakes Symp. VLSI, pp. 334-338, IEEE 2015.
Pujitha Sushma and Latha, “Area Efficient One-Dimensional Discrete Cosine Transform Architecture for Low Power and High Quality DCT”, 2014 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), 2014.
Tina Saliveli Potluri and Aujaya Madanayake, “VLSI of Approximate DCT for Image and Video Compression: Replacing Low and High-Precision Multipliers”, IEEE Transactions on Circuits And Systems–I, Regular Papers, 2014.
Raja Shankran, C. S. Megala and D. A. Sasi Anur, Latha Sivaji, “CORDIC Based Architecture for Low Power and High Quality DCT”, 2014 International Conference on Recent Trends in Information Technology, 978-1-4799-4989-2/14/$31.00 ©2014 IEEE.
K. Rajathi, D. Selvabharathi and S. Rajaram, “Reconfigurable FFT using CORDIC based architecture for MIMO-OFDM networks”, Thiagarajar College of Engineering, Madurai, 2014.
Shadnyanes N.S. and Abhilesh Krishna, “An Efficient Fixed Pipelined Architecture For Fast Fourier Transform Using CORDIC Algorithm”, 2nd IEEE International Conference on Advanced Communication Control and Computing Technologies (ICACCCT), 2014.
Srikalingam S., Meherjit Singh and Ahmed C., “CORDIC based High Speed DCT Algorithm”, International Conference on Communication and Signal Processing (ICCSP), April 3-5, 2014, India.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.