Survey of Arithmetic and Logical Unit based on Reversible Logic Gate Structure
Keywords:
Reversible Gates, Logical Unit, Garbage Output, Quantum CostAbstract
Power crisis is a vital problem in today’s world. In recent years, the growing market of electronic systems suffers from power dissipation and delay removal problem. Bennett et al. proved that the one-to-one mapping between the inputs and outputs of reversible circuit drastically reduces the power consumption and delay consumed of a circuit. There are four major design parameters of reversible circuits. First is the gate count which is the number of gate are used in the circuit. Second is the quantum delay. Third is the number of ancilla inputs which are constant inputs which are used to maintain the reversibility of the device. Fourth is the number of garbage outputs i.e. output signals which are not used as inputs to other gates and are only there to maintain reversibility. We study of arithmetic and logical unit based on reversible gate and parameter in this paper.
References
Vijayashaarathi, S., Tamilselvam, V., Saranya, K., Harirajkumar, J., & Satheeskumar, L. (2023). Optimized arithmetic and logical unit design using reversible logic gates. Second International Conference on Applied Artificial Intelligence and Computing (ICAAIC), pp. 1597-1603. IEEE.
Safaiezadeh, B., Mahdipour, E., Haghparast, M., Sayedsalehi, S., & Hosseinzadeh, M. (2022). Novel design and simulation of reversible ALU in quantum dot cellular automata. The Journal of Supercomputing, 78(1), 868-882.
Swathi, M., & Rudra, B. (2021). Implementation of reversible logic gates with quantum gates. IEEE 11th Annual Computing and Communication Workshop and Conference (CCWC), pp. 1557-1563. IEEE.
Bhattacharya, S., & Sen, A. (2021). A review on reversible computing and its applications on combinational circuits. International Journal, 9(6).
Jeevitha, K., Manju, K., & Vijayashaarathi, S. (2019). Implementation of deinterleaver in WIMAX using FPGA. Journal of Advanced Research in Dynamical and Control Systems, 11(4), 1211-1217.
Radha, N., & Maheswari, M. (2018). High speed efficient multiplier design using reversible gates. International Conference on Computer Communication and Informatics (ICCCI), pp. 1-4. IEEE.
Swamynathan, S. M., & Banumathi, V. (2017). Design and analysis of FPGA based 32-bit ALU using reversible gates. IEEE International Conference on Electrical, Instrumentation and Communication Engineering (ICEICE), pp. 1-4. IEEE.
Shukla, V., Singh, O. P., Mishra, G. R., & Tiwari, R. K. (2017). Design and performance analysis for the reversible realization of adder/subtractor circuit. International Conference on Emerging Trends in Computing and Communication Technologies (ICETCCT), pp. 1-6. IEEE.
Silviyasara, T., & Harirajkumar, J. (2016). Efficient architecture reverse converter design using Han Carlson structure with carry look ahead adder. International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), pp. 1620-1623. IEEE.
Jamal, L., & Babu, H. M. H. (2015). Design and implementation of a reversible central processing unit. IEEE Computer Society Annual Symposium on VLSI, IEEE.
Shamsujjoha, M., & Babu, H. M. H. (2013). A low power fault tolerant reversible decoder using MOS transistor. 26th International Conference on VLSI Design and the 12th International Conference on Embedded Systems. IEEE.
Nachtigal, M., & Ranganathan, N. (2011). Design and analysis of a novel reversible encoder/decoder. 11th IEEE International Conference on Nanotechnology, Portland, Oregon, USA, August 15-18, 2011. IEEE.
Nayeem, N. M., Hossain, M. A., Haque, M. M., Jamal, L., & Babu, H. M. H. (2009). Novel reversible division hardware. IEEE, 978-1-4244-4480-9.
Morrison, M., & Ranganathan, N. (2013). Design of a reversible ALU based on novel programmable reversible logic gate structures. IEEE Computer Society Annual Symposium on VLSI.
Viswanath, L., & Ponni, M. (2012). Design and analysis of 16-bit reversible ALU. IOSR Journal of Electronics and Communication Engineering, 1(1), 46-53.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.