High Speed Area Efficient VLSI Architecture for Adaptive Filter using Multi-Rate Approach
Keywords:
Filter Coefficient, Finite Impulse Response, Interpolation, DecimationAbstract
More and more people around the world suffer from digital signal processing research field. The increase hardware complexity and increase area are the main reasons for this field. The multi-rate approach used for narrow band filter is designed and implemented in Xilinx software. The multi-rate approach is design using the decimator and interpolator structure in VHDL. Each structure is simulated using Xilinx software and compared the existing structure. The resulting structure is hardware efficient and consumes fewer slices compared to existing structure.
References
Basant K. Mohanty, Pramod Kumar Meher, and Sujit K. Patel, “LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE 2016.
Ming Liu, Ming-Jiang Wang and Bo-Yang Song, “An efficient architecture of the sign-error LMS adaptive filter”, Solid-State and Integrated Circuit Technology (ICSICT), 13th IEEE International Conference on, IEEE 2016.
Ch. Sravani and U. V Ratna Kumari, “Implementation fixed-point Least Mean Square adaptive filter for low area and delay”, Signal Processing, Communication, Power and Embedded System (SCOPES), International Conference on, IEEE 2016.
Sireesha N, K. Chitra and Tata Sudhakar, “Performance analysis of linear recursive least squares adaptive filter to mitigate multipath effect”, Ocean Electronics (SYMPOL), 2015 International Symposium on, IEEE 2015.
Raymond Lee, Mohammed A.S. Khalid and Esam Abdel-Raheem, “Configurable hardware implementation of a pipelined DNLMS adaptive filter”, Microelectronics (ICM), 26th International Conference on, IEEE 2014.
P. Priya and P. Babu, “An efficient architecture for the adaptive filter using delayed LMS algorithm”, Information Communication and Embedded Systems (ICICES), 2014 International Conference on, IEEE 2014.
S. Y. Park and P. K. Meher, “Low-power, high-throughput and low-area adaptive FIR filter based on distributed arithmetic,” IEEE Trans. Circuits System. II, Exp. Briefs, Vol. 60, No. 6, pp. 346–350, Jun. 2013.
B. K. Mohanty and P. K. Meher, “A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm,” IEEE Trans. Signal Process., vol. 61, no. 4, pp. 921–932, Feb. 2013.
Azadeh Safari and Yinan Kong “Four tap Daubechies filter banks based on RNS”, IEEE International Conference on Image Processing, Signal and System, 2012.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
