VLSI Architecture for Floating Point Multipliers using Programmable Reversible Gate

Authors

  • Nilesh Shankar Patil, Dr. Vikas Gupta

Keywords:

Reversible Half Adder (RHA), Reversible Full Adder (RFA), Reversible 4:2 Compressor (R4:2C), Reversible Partial Products Stage (RPPS), Reversible Partial Products Addition Stage (RPPAS)

Abstract

Reversible logic preserves information and provides low power computing. Floating point multiplier is an important part of arithmetic in DSP applications. IEEE754 provide two basic and widely used formats for representing floating point numbers namely Single Precision Floating point (SPFP) and Double Precision Floating Point (DPFP). In this paper, we have proposed designs for Reversible SPFP and DPFP point multiplier which requires optimum design of 24X24 and 53X53 multiplying circuitry with reversible gates respectively. Also we presented sign bit calculation and exponent bit calculation circuits by reversible logic. Reversible Mantissa bits calculation circuitry requires consumes more area as it has large value of quantum cost and garbage outputs as compare to reversible sign bit and exponent bits calculation circuitry. So, we mainly focused our work on to minimize the area consumed by the reversible mantissa bits calculation circuit by minimizing the value of quantum cost and garbage outputs of it. In this paper, we presented two ways for partial products generation with reversible gates. We propose a new design of reversible 12X12 reversible Wallace tree multiplier for single precision and double precision mantissa multiplier circuit. Also 5X5 and 5X12 reversible Wallace tree multiplier for double precision multiplier. Here we use the optimized designs of reversible half adder, Full adder and 4:2 compressors. In the final summation stage, we carefully shifted the product terms and add them. For this stage we have carefully chosen the adders and compressor in such way to get the optimized results in terms of quantum cost and Garbage output. We have also shown the improvement in single precision floating point multiplier in terms of Quantum cost and Garbage output.

References

Mioara Jolde and Bogdan Pasca, “Efficient Floating-Point Implementation of the Probit Function on FPGAs”, 31st International Conference on Application-specific Systems, Architectures and Processors (ASAP), IEEE 2020.

Michael Nachtigal, “Design of a Reversible single Precision Floating Point M multiplier Based on Operand Decomposition“, 978-1-4244-7032-7/10.

Raghava Garipelly, P. Madhu Kiran and A. Santhosh Kumar, “A Review on Reversible Logic Gates and their Implementation”, in International Journnal of Emerging Technology and Advanced Engineering, [March 2013, ISSN 2250-2459].

Somayeh Babazadeh and Majid Haghparast, 2012. Design of a Nanometric Fault Tolerant Reversible Multiplier Circuit, Journal of Basic and Applied Scientific Thesis.

L. Louca, T. A. Cook and W. H. Jhonson, “implementation of IEEE Single Prescision Floating Point Addition and Multiplication on FPGAs”, proceeding of 83rd IEEE Symposium on FPGAs for Custom Computing Machine (FCCM 96), (1996), pp. 107-116.

Soumya Havaldar, K. S. Gurumurthy, “Design of Vedic IEEE 754 Floating Point Multiplier”, IEEE International Conference On Recent Trends In Electronics Information Communication Technology, May 20-21, 2016, India.

Ragini Parte and Jitendra Jain, “Analysis of Effects of using Exponent Adders in IEEE-754 Multiplier by VHDL”, 2015 International Conference on Circuit, Power and Computing Technologies [ICCPCT] 978-1-4799-7074-2/15/$31.00 ©2015 IEEE.

Ross Thompson and James E. Stine, “An IEEE 754 Double-Precision Floating-Point Multiplier for Denormalized and Normalized Floating-Point Numbers”, International conference on IEEE 2015.

M. K. Jaiswal and R. C. C. Cheung, “High Performance FPGA Implementation of Double Precision Floating Point Adder/Subtractor”, in International Journal of Hybrid Information Technology, vol. 4, no. 4, (2011) October.

Fagin and C. Renard, "Field Programmable Gate Arrays and Floating Point Arithmetic," IEEE Transactions on VLS1, vol. 2, no. 3, pp. 365-367, 1994.

N. Shirazi, A. Walters, and P. Athanas, "Quantitative Analysis of Floating Point Arithmetic on FPGA Based Custom Computing Machines," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM"95), pp.155-162, 1995.

Malik and S.-B. Ko, “A Study on the Floating-Point Adder in FPGAs”, in Canadian Conference on Electrical and Computer Engineering (CCECE-06), (2006) May, pp. 86–89.

Sangwan and M. K. Yadav, “Design and Implementation of Adder/Subtractor and Multiplication Units for Floating-Point Arithmetic”, in International Journal of Electronics Engineering, (2010), pp. 197-203.

Downloads

How to Cite

Nilesh Shankar Patil, Dr. Vikas Gupta. (2021). VLSI Architecture for Floating Point Multipliers using Programmable Reversible Gate. International Journal of Research & Technology, 9(3), 25–28. Retrieved from https://ijrt.org/j/article/view/305

Similar Articles

<< < 1 2 3 4 5 > >> 

You may also start an advanced similarity search for this article.