New Design of CMOS Current Comparator with reduced Delay Time and Marginal Power Consumption

Authors

  • Vikram Singh, Mohd. Ahmed, Prof. N.K. Mittal

Keywords:

Current Comparator, High Speed, Power

Abstract

 

This work proposes a new CMOS comparator with marginally low power consumption and reduced delay time, suitable for precision biasing of op-amps with acceptable power consumption and improved speed. The proposed circuit was simulated in a proprietary 180 nm CMOS process, using Cadence Spectre Simulator and models. The current comparator circuit demonstrated current pulses ranging from micro-amperes to nano-amperes, and its delay time and power consumption were measured after simulation. By incorporating the effect of different capacitances of the CMOS, the transient response confirms the reduced delay time, indicating high speed operation of the proposed comparator circuit. Additionally, the proposed comparator circuit consumes minimal power.

References

Byung-Moo Min and Soo-Won Kim, "High-performance CMOS current comparator using resistive feedback network," IEEE Proceedings - Electronic Letters, pp. 2074–2076, vol. 34, no. 22, 1998.

C. B. Kushwah, D. Soni, and R. S. Gamad, "New design of CMOS current comparator," IEEE Proceedings – ICETET-2009, pp. 125–129, Dec. 2009.

Chun Wei Lin and Sheng Feng Lin, "Low input impedance current comparator using in pulse-width modulation," IEEE Proceedings – ICCE-2010, pp. 127–130.

Chung-Yu Wu, Chih-Cheng Chen, Ming-Kai Tsai, and Chih-Che Cho, "A 0.5uA offset-free current comparator for high precision current-mode signal processing," IEEE Proceedings – Circuits and Systems, pp. 1829–1832, vol. 3, 1991.

D. Banks and C. Toumazou, "Low-power high-speed current comparator design," IEEE Proceedings - Electronic Letters, vol. 44, no. 3, 2008.

G. Palmisano and S. Pennisi, "Dynamic biasing for true low-voltage CMOS class AB current-mode circuits," IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, pp. 1569–1575, vol. 47, Dec. 2000.

H. Traff, "Novel approach to high-speed CMOS current comparators," IEEE Proceedings - Electronic Letters, vol. 28, no. 3, 1992.

Lu Chen, Bingxue Shi, and Chun Lu, "A high speed/power ratio continuous-time CMOS current comparator," IEEE Proceedings – Electronics, Circuits and Systems, ICECS-2000, pp. 883–886, vol. 2, Dec. 2000.

Soheil Ziabakhsh, Hosein Alavi-Rad, Mohammad Alavi-Rad, and Mohammad Mortazavi, "The design of a low-power high-speed current comparator in 0.35-m CMOS technology," IEEE Proceedings, 2009.

Downloads

How to Cite

Vikram Singh, Mohd. Ahmed, Prof. N.K. Mittal. (2014). New Design of CMOS Current Comparator with reduced Delay Time and Marginal Power Consumption. International Journal of Research & Technology, 2(1), 80–84. Retrieved from https://ijrt.org/j/article/view/61

Similar Articles

<< < 1 2 3 4 5 6 7 8 9 > >> 

You may also start an advanced similarity search for this article.