A DETAILED REVIEW OF ARCHITECTURE FOR RADIX-8 BOOTH MULTIPLIER ALGORITHM
Keywords:
RADIX-8 BOOTH MULTIPLIER, computing, digital signal processingAbstract
Approximate computing applied in software and hardware, has been considered as a new approach to saving area in terms as memory and power in terms as power consumption for circuit, as well as increasing performance. Multiplier is a key arithmetic circuit in many error-tolerant applications such as digital signal processing (DSP). In this paper we review the various scheme for multiplier with performed function such as addition, subtractions, and multiplications for the less power consumption and required less memory area.
References
Honglan Jiang, Jie Han, Fei Qiao, Fabrizio Lombardi “Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation” IEEE Transactions on Computers, 2016. Pp 1-8.
Wen-Quan He, Yuan-Ho Chen, Shyh-Jye Jou “High-Accuracy Fixed-Width Booth Multipliers Based on Probability and Simulation” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 62, NO. 8, AUGUST 2015. Pp 2052-2061.
Shin-Kai Chen, Chih-Wei Liu, Tsung-Yi Wu, An-Chi Tsai “Design and Implementation of High-Speed and Energy-Efficient Variable-Latency Speculating Booth Multiplier (VLSBM)” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 60, NO. 10, OCTOBER 2013. Pp 2631-2642.
Elisardo Antelo, Paolo Montuschi, Alberto Nannarelli “Improved 64-bit Radix-16 Booth Multiplier Based on Partial Product Array Height Reduction” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, IEEE 2016. Pp 1-10.
Hemantkumar H. Nikhare, Ashish Singhadia “A Detailed Review on Architectures for 2-DWT by using Radix-4 Booth Multiplier” INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH IN ELECTRICAL, ELECTRONICS, INSTRUMENTATION AND CONTROL ENGINEERING Vol. 3, Issue 3, March 2015. Pp 80-85.
Deepika Setia, Charu Madhu “Novel Architecture of High Speed Parallel MAC using Carry Select Adder” International Journal of Computer Applications (0975 – 8887) Volume 74– No.1, July 2013. Pp 32-38.
Yuan-Ho Chen “An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability” IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014. Pp 1-6.
Jani Babsha Shaik, Susrutha Babu Sukhavasi, Suparshya Babu Sukhavasi, Sai Nikhil M.V.S, M. Aravind “PROFICIENT REALIZATION OF ENHANCED BOOTH MULTIPLIER FOR SIGNED AND UNSIGNED BITS” International Journal of Advances in Engineering & Technology, Apr., 2015. Pp 184-192.
S. ANITHA, M. VIDYA, D. MAHESH VARMA “Design of Parallel MAC Based On Radix-4 & Radix-8 Modified Booth Algorithm” International Journal of Research in Computer and Communication technology, IJRCCT, ISSN 2278-5841, Vol. 1, Issue 7, December 2012. Pp 446-453.
Dhiraj Sangwan, Mahesh K. Yadav “Design and Implementation of Adder/Subtractor and Multiplication Units for Floating-Point Arithmetic” International Journal of Electronics Engineering, 2(1), 2010, pp. 197-203.
C.M. KALAISELVI, V.P. DHIVYAPRIYA, P. NITHYA “REDUCING THE COMPUTATION TIME IN FAST FLOATING POINT MULTIPLIER UNIT” International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE) Volume 4, Issue 10, October 2015.
Jiun-Ping Wang, Shiann-Rong Kuang, Shish-Chang Liang “High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications” IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 19, NO. 1, JANUARY 2011. Pp 52-60.
Liangyu Qian, Chenghua Wang, Weiqiang Liu, Fabrizio Lombardi, Jie Han “Design and Evaluation of An Approximate Wallace-Booth Multiplier” 2016. Pp 1-4.
Z. Babic, A. Avramovic, P. Bulic “An iterative logarithmic multiplier” Microprocessors and Microsystems, Elsevier ltd. 2011, Pp 23–33.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
