Study And Review Of Designing Sense Amplifiers For Dram Using CMOS Process

Authors

  • SarveshTripathi, Dr. Manish Jain

Keywords:

Sense Amplifiers, DRAM, FFT, CMOS Memories, Sense amplifier interfacing

Abstract

This paper presents study and review of designing and analysis for CMOS sense amplifiers for dynamic and static memories. Sense amplifiers in association with semiconductor memories are the key elements in defining the overall performance of CMOS memories. The studied designs are implemented using CMOS process technology using BSIM-4 Spice models for both open book and closed book architectures. The design includes circuit and operation descriptions, transient signal analysis, FFT analysis, also evaluation of magnitude, phase, and group delay is done at range frequency range from 100 MHz to few GHz. The paper also studies and review a physical design and interfacing logic for interfacing DRAM Memory arrays to Sense amplifiers and operating point analysis for the same.

References

Jain, Ginni, et al. "Slew rate and delay optimization of sense amplifier using tradeoff between supply voltage and threshold." Electrical Insulation Conference (EIC), 2015 IEEE. IEEE, 2015.

Haraszti, Tegze P. CMOS memory circuits. Springer Science & Business Media, 2007.

Ghosh, Swaroop, MesutMeterelliyoz, Faith Hamzaoglu, Yih Wang, and Kevin X. Zhang. "DRAM with pulse sense amp." April 21, 2015.

Zhang, Hua, and Ling Lu. "A Low-Voltage Sense Amplifier for Embedded Flash Memories." Circuits and Systems II: Express Briefs, IEEE Transactions on 62.3 (2015): 236-240.

Wu, Wenqing, Venkatasubramanian Narayanan, and Kendrick Hoy Leong Yuen. "Sense amplifiers employing coupling circuitry for decoupling resistive memory sense inputs during state sensing to prevent current back injection, and related methods and systems." U.S. Patent No. 9,087,579. 21 Jul. 2015.

McElroy, David J., and Stephen L. Casper. "Bias sensing in sense amplifiers through voltage-coupling/decoupling device." U.S. Patent Application 14/316,368.

Wu, Wenqing, Venkatasubramanian Narayanan, and Kendrick Hoy Leong Yuen. "Sense amplifiers employing control circuitry for decoupling resistive memory sense inputs during state sensing to prevent current back injection, and related methods and systems." U.S. Patent No. 9,087,579. 21 Jul. 2015.

Saito, Miyoshi, et al. "Technique for Controlling Effective Vth in Multi-Gbit DRAM Sense Amplifier." VLSI Circuits, 1996 Digest of Technical Papers. 1996 Symposium on. IEEE, 1996.

Geb, Herbert, et al. "Experimental investigation of the minimum signal for reliable operation of DRAM sense amplifiers." Solid-State Circuits, IEEE Journal of 27.7 (1992): 1028-1035.

Yamauchi, Hiroyuki, et al. "Circuits design to suppress asymmetrical characteristics in high-density DRAM sense amplifiers." Solid-State Circuits, IEEE Journal of 25.1 (1990): 36-41.

Inoue, Hiroshi. "Semiconductor memory device with staggered sense amplifiers." U.S. Patent No. 4,903,344. 20 Feb. 1990.

Tran, Hiep V., and Hugh P. McAdams. "High-speed DRAM sense amp with high noise immunity." U.S. Patent No. 5,093,136. 21 Jul. 1991.

Raje, Stephen. "Optimization of DRAM sense amplifiers for the gigabit era." Midwest symposium on circuits and systems. Vol. 40. Proceedings published by various publishers, 1997.

Anpalagan, VVS Lavanya, Bakeshvari Pal. "Study of VLSI Design Methodologies and Limitations using CAD tools for CMOS Technology" IJEECT, Vol.10 Issue 4(Jan-March) 2013, Bhopal (ISSN 2230–2973)

Taguchi, N., Torita, H., Uchida, T., Onishi, Y., Sato, K., Tera, T., &Yatabu, T. (1991). "A 40 ns 64-Mb DRAM with 64-bit parallel data bus architecture." Solid-State Circuits, IEEE Journal of 26(11), 1493-1497.

Electric Static Free Software. http://www.staticfreesoft.com

BSIM3/BSIM4 SPICE Models, www.device.eeecs.berkeley.edu/~bsim

Vendor-independent, scalable rules (MOSIS SCMOS Rules) SCMOS https://www.mosis.com/files/scmos/scmos.pdf

Process Technology Details – http://www.onsemi.com/PowerSolutions/content.do?id=16693

Downloads

How to Cite

SarveshTripathi, Dr. Manish Jain. (2017). Study And Review Of Designing Sense Amplifiers For Dram Using CMOS Process. International Journal of Research & Technology, 5(2), 05–08. Retrieved from https://ijrt.org/j/article/view/368

Issue

Section

Original Research Articles