Survey of Matrix Multiplication for Digital Signal Processing Application
Keywords:
Matrix Multiplication, Digital Signal Processing, VLSI SystemAbstract
The fundamental function of arithmetic is Addition which is used widely in various VLSI systems such as specific application of microprocessors and DSP architectures. The key task of addition is adding the two binary numbers; it is the basis of several useful functions such as division, subtraction, multiplication, addresses calculation, etc. Matrix Multiplication (MM) is among the most customary elements in digital applications comparable to digital signal processing, control units, and photo processing on account that of its speedy and fast execution of arithmetic operations in a circuit. MM acts as the coprocessor that comprises arithmetic operations, adders, and multiplications. Speed of processor greatly depends on its multiplier as well as adder performance. In spite of complexity involved in MM operation, its implementation is increasing day by day. Due to which high speed MM architecture become important. Several MM architecture designs have been developed to decrease the delay and area.
References
Chen Yang, Siwei Xiang, Jiaxing Wang, & Liyan Liang. (2021). A high performance and full utilization hardware implementation of floating point arithmetic units. 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS). IEEE.
Rongyu Ding, Yi Guo, Heming Sun, & Shinji Kimura. (2021). Energy-efficient point multiplier based on radix-8 Booth encoding. IEEE 14th International Conference on ASIC (ASICON). IEEE.
Wei Mao, Kai Li, Xinang Xie, Shirui Zhao, He Li, & Hao Yu. (2021). A reconfigurable multiple-precision floating point dot product unit for high-performance computing. Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE.
Rahul Rathod, P. Ramesh, Pratik S. Zele, & Annapurna K. Y. (2020). Implementation of complex floating point multiplier using Vedic multiplier, array multiplier and combined integer and floating point multiplier (CIFM). International Conference on Technology (INOCON). IEEE.
S. Ross Thompson & James E. Stine. (2020). A novel rounding algorithm for a high performance IEEE 754 double-precision floating-point multiplier. 38th International Conference on Computer Design (ICCD). IEEE.
P. L. Lahari, M. Bharathi, & Yasha Jyothi M. Shirur. (2020). High speed floating point multiply accumulate unit using offset binary coding. 7th International Conference on Smart Structures and Systems (ICSSS). IEEE.
Lakshmi Kiran Mukkara & K. Venkata Ramanaiah. (2018). A simple novel floating point matrix multiplier VLSI architecture for digital image compression applications. 2nd International Conference on Inventive Communication and Computational Technologies (ICICCT). IEEE.
Soumya Havaldar & K. S. Gurumurthy. (2016). Design of Vedic IEEE 754 floating point multiplier. IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), India.
Ragini Parte & Jitendra Jain. (2015). Analysis of effects of using exponent adders in IEEE-754 multiplier by VHDL. International Conference on Circuit, Power and Computing Technologies (ICCPCT). IEEE.
Ross Thompson & James E. Stine. (2015). An IEEE 754 double-precision floating-point multiplier for denormalized and normalized floating-point numbers. International Conference on IEEE.
Jaiswal, M. K., & Cheung, R. C. C. (2011). High performance FPGA implementation of double precision floating point adder/subtractor. International Journal of Hybrid Information Technology, 4(4), October.
Fagin, B., & Renard, C. (1994). Field programmable gate arrays and floating point arithmetic. IEEE Transactions on VLSI, 2(3), 365-367.
Shirazi, N., Walters, A., & Athanas, P. (1995). Quantitative analysis of floating point arithmetic on FPGA based custom computing machines. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'95), 155-162.
Malik, & Ko, S.-B. (2006). A study on the floating-point adder in FPGAs. Canadian Conference on Electrical and Computer Engineering (CCECE-06), 86–89.
Sangwan, D., & Yadav, M. K. (2010). Design and implementation of adder/subtractor and multiplication units for floating-point arithmetic. International Journal of Electronics Engineering, 197-203.
Louca, L., Cook, T. A., & Johnson, W. H. (1996). Implementation of IEEE single precision floating point addition and multiplication on FPGAs. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’96), 107–116.
Jaenicke, & Luk, W. (2001). Parameterized floating-point arithmetic on FPGAs. Proceedings of IEEE ICASSP, 2, 897-900.
Lee, & Burgess, N. (2002). Parameterisable floating-point operations on FPGA. Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems, and Computers.
Al-Ashrafy, M., Salem, A., & Anis, W. (2011). An efficient implementation of floating point multiplier. Saudi International Electronics, Communications and Photonics Conference (SIECPC), April 24–26, 1–5.
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
