View of FPGA Implementation of Optimized Decimal Floating Point Multiplier using Binary Integer Decimal Encoding

Return to Article Details FPGA Implementation of Optimized Decimal Floating Point Multiplier using Binary Integer Decimal Encoding Download Download PDF