Ankesh Singh, Prof. Suresh. S. Gawande, Prof. Sher Singh. FPGA Implementation of Digital IF Filter with Low Complexity and Less Delay using Multi-rate Approach. IJRT [Internet]. 2020 Dec. 3 [cited 2026 Mar. 31];8(4):182-5. Available from: https://ijrt.org/j/article/view/543