Nidhi Shukla, Prof. Suresh. S. Gawande, Prof. Sher Singh. FPGA Implementation of the CRC using Parallel Pipelining Architecture for Error Detection and Correction. IJRT [Internet]. 2020 Dec. 2 [cited 2026 Mar. 29];8(4):177-81. Available from: https://ijrt.org/j/article/view/542