Aditya Pratap Singh, Prof. Satyarth Tiwari. Study of Design and Implementation of PLL clock generator. IJRT [Internet]. 2020 Nov. 16 [cited 2026 May 14];8(4):91-4. Available from: https://ijrt.org/j/article/view/529