Aditya Pratap Singh, Prof. Satyarth Tiwari. Design, Implementation and Fast Fourier Analysis of Digital Locked loops for clock generation using C5 SCMOS. IJRT [Internet]. 2020 Nov. 19 [cited 2026 May 15];8(4):85-90. Available from: https://ijrt.org/j/article/view/528