Sachindra Pathak,Prof. Manish Saxena. Minimum Path Delay of SP and DP Floating Point Multiplier using Parallel Multiplier Technique. IJRT [Internet]. 2022 Apr. 1 [cited 2025 Oct. 26];10(1):60-4. Available from: https://ijrt.org/j/article/view/448