Virag Tiwari. Simulation Design Analysis and Implementation of DLL Using Scalable C5 CMOS Process For Clock Generation. IJRT [Internet]. 2017 Apr. 6 [cited 2025 Sep. 13];5(2):09-16. Available from: https://ijrt.org/j/article/view/369