Rohit Sachan, Prof. Suresh. S. Gawande, Prof. Satyarth Tiwari. High Speed and Area Efficient Adjoint Matrix using Booth Multiplier for FPGA Implementation . IJRT [Internet]. 2021 Jul. 15 [cited 2025 Sep. 13];9(3):90-5. Available from: https://ijrt.org/j/article/view/361