Deepak Mishra, Dr. Payal Suhane. Implementation of IEEE 754 Floating Point Multiplier using Partition Technique and Ling-Enhance Adder . IJRT [Internet]. 2022 Jul. 7 [cited 2025 Aug. 30];10(3):12-6. Available from: https://ijrt.org/j/article/view/290