Komal Gupta, Prof. Amrita Pahadia, Prof. Satyarth Tiwari. Efficient VLSI Architecture for Modulo 2n+1 Multiplier using n-bit Inverted Adder . IJRT [Internet]. 2022 Jan. 4 [cited 2025 Aug. 30];10(1):15-8. Available from: https://ijrt.org/j/article/view/284