Ramswaroop Patidar, Prof. Divya Jain. VLSI Architecture for 4-bit & 8-bit Universal Shift Register uisng Reversible D-FF. IJRT [Internet]. 2022 Jul. 20 [cited 2026 Aug. 14];10(2):24-8. Available from: https://ijrt.org/j/article/view/275