Veer Pal Singh , Prof. Nishi Pandey , Prof. Abhishek Agwekar. VLSI Architecture for Universal Shift Register using DFF based on PG and FG Reversible Gate . IJRT [Internet]. 2022 Jul. 21 [cited 2026 Feb. 13];10(2):20-3. Available from: https://ijrt.org/j/article/view/274