Rajesh Yadav, Prof. Satyarth Tiwari. VLSI Architecture for Matrix Multiplier using Parallel To Parallel Input Multiple Output Technique. IJRT [Internet]. 2024 Jan. 10 [cited 2025 Aug. 24];12(1):20-4. Available from: https://ijrt.org/j/article/view/237