Mahendra Kumar, Prof. Satyarth Tiwari. Delay Efficient VLSI Architecture for Wavelet Decomposition using Complex Multiplier. IJRT [Internet]. 2024 Aug. 9 [cited 2025 Aug. 24];12(3):32-6. Available from: https://ijrt.org/j/article/view/182