Rahul Shrivastava,Prof. S.G. Kelarkar,Prof. N.K. Mittal. FPGA Implementation of Optimized Decimal Floating Point Multiplier using Binary Integer Decimal Encoding. IJRT [Internet]. 2014 Jan. 22 [cited 2025 Oct. 4];2(1):1-6. Available from: https://ijrt.org/j/article/view/18