Kanu Priya Singh, Prof. Satyarth Tiwari. “VLSI Architecture for Bidirectional Logic Gate Based on Higher Bit QSD Addition Subtraction”. International Journal of Research & Technology 11, no. 1 (December 5, 2023): 50–54. Accessed May 15, 2026. https://ijrt.org/j/article/view/682.