Nidhi Shukla, Prof. Suresh. S. Gawande, Prof. Sher Singh. “FPGA Implementation of the CRC Using Parallel Pipelining Architecture for Error Detection and Correction”. International Journal of Research & Technology 8, no. 4 (December 2, 2020): 177–181. Accessed March 29, 2026. https://ijrt.org/j/article/view/542.