Aditya Pratap Singh, Prof. Satyarth Tiwari. “Study of Design and Implementation of PLL Clock Generator”. International Journal of Research & Technology 8, no. 4 (November 16, 2020): 91–94. Accessed June 10, 2026. https://ijrt.org/j/article/view/529.