Aditya Pratap Singh, Prof. Satyarth Tiwari. “Design, Implementation and Fast Fourier Analysis of Digital Locked Loops for Clock Generation Using C5 SCMOS”. International Journal of Research & Technology 8, no. 4 (November 19, 2020): 85–90. Accessed August 15, 2026. https://ijrt.org/j/article/view/528.