Sachindra Pathak,Prof. Manish Saxena. “Minimum Path Delay of SP and DP Floating Point Multiplier Using Parallel Multiplier Technique”. International Journal of Research & Technology 10, no. 1 (April 1, 2022): 60–64. Accessed October 26, 2025. https://ijrt.org/j/article/view/448.