Virag Tiwari. “Simulation Design Analysis and Implementation of DLL Using Scalable C5 CMOS Process For Clock Generation”. International Journal of Research & Technology 5, no. 2 (April 6, 2017): 09–16. Accessed September 13, 2025. https://ijrt.org/j/article/view/369.