Rohit Sachan, Prof. Suresh. S. Gawande, Prof. Satyarth Tiwari. “High Speed and Area Efficient Adjoint Matrix Using Booth Multiplier for FPGA Implementation ”. International Journal of Research & Technology 9, no. 3 (July 15, 2021): 90–95. Accessed April 2, 2026. https://ijrt.org/j/article/view/361.