Komal Gupta, Prof. Amrita Pahadia, Prof. Satyarth Tiwari. “Efficient VLSI Architecture for Modulo 2n+1 Multiplier Using N-Bit Inverted Adder ”. International Journal of Research & Technology 10, no. 1 (January 4, 2022): 15–18. Accessed August 30, 2025. https://ijrt.org/j/article/view/284.