Rajesh Yadav, Prof. Satyarth Tiwari. “VLSI Architecture for Matrix Multiplier Using Parallel To Parallel Input Multiple Output Technique”. International Journal of Research & Technology 12, no. 1 (January 10, 2024): 20–24. Accessed October 4, 2025. https://ijrt.org/j/article/view/237.