Mahendra Kumar, Prof. Satyarth Tiwari. “Delay Efficient VLSI Architecture for Wavelet Decomposition Using Complex Multiplier”. International Journal of Research & Technology 12, no. 3 (August 9, 2024): 32–36. Accessed August 24, 2025. https://ijrt.org/j/article/view/182.