Kanu Priya Singh, Prof. Satyarth Tiwari. “VLSI Architecture for Bidirectional Logic Gate Based on Higher Bit QSD Addition Subtraction”. International Journal of Research & Technology, vol. 11, no. 1, Dec. 2023, pp. 50-54, https://ijrt.org/j/article/view/682.