Ankesh Singh, Prof. Suresh. S. Gawande, Prof. Sher Singh. “FPGA Implementation of Digital IF Filter With Low Complexity and Less Delay Using Multi-Rate Approach”. International Journal of Research & Technology, vol. 8, no. 4, Dec. 2020, pp. 182-5, https://ijrt.org/j/article/view/543.