Nidhi Shukla, Prof. Suresh. S. Gawande, Prof. Sher Singh. “FPGA Implementation of the CRC Using Parallel Pipelining Architecture for Error Detection and Correction”. International Journal of Research & Technology, vol. 8, no. 4, Dec. 2020, pp. 177-81, https://ijrt.org/j/article/view/542.