Aditya Pratap Singh, Prof. Satyarth Tiwari. “Study of Design and Implementation of PLL Clock Generator”. International Journal of Research & Technology, vol. 8, no. 4, Nov. 2020, pp. 91-94, https://ijrt.org/j/article/view/529.