Aditya Pratap Singh, Prof. Satyarth Tiwari. “Design, Implementation and Fast Fourier Analysis of Digital Locked Loops for Clock Generation Using C5 SCMOS”. International Journal of Research & Technology, vol. 8, no. 4, Nov. 2020, pp. 85-90, https://ijrt.org/j/article/view/528.