Sachindra Pathak,Prof. Manish Saxena. “Minimum Path Delay of SP and DP Floating Point Multiplier Using Parallel Multiplier Technique”. International Journal of Research & Technology, vol. 10, no. 1, Apr. 2022, pp. 60-64, https://ijrt.org/j/article/view/448.