Virag Tiwari. “Simulation Design Analysis and Implementation of DLL Using Scalable C5 CMOS Process For Clock Generation”. International Journal of Research & Technology, vol. 5, no. 2, Apr. 2017, pp. 09-16, https://ijrt.org/j/article/view/369.